| 硬件加速器提升下一代SHARC数字信号处理器性能 | |
| 所屬分類：技术论文 | |
| 上傳者：chenyy | |
| 文檔大小：966 K | |
| 標(biāo)簽： 微处理器|微控制器 | |
| 所需積分：0分積分不夠怎么辦？ | |
| 文檔介紹：The recently announced Analog Devices SHARC® ADSP-2146x processor incorporates hardware accelerators for implementing three widely used signal processing operations. The accelerators offload the core processor and have the potential to more than double the computational throughput of the processor. This paper introduces the accelerators using their application in next-generation audio systems as an example. | |
| 現(xiàn)在下載 | |
| VIP會(huì)員，AET專家下載不扣分；重復(fù)下載不扣分，本人上傳資源不扣分。 | |
微处理器|微控制器 相關(guān)資源
Copyright ? 2005-2024 華北計(jì)算機(jī)系統(tǒng)工程研究所版權(quán)所有 京ICP備10017138號(hào)-2